Hardware-Software-Co-Design
|
|
|
Hardware-Software-Co-Design [HSCD]
VORL; 2 SWS; ECTS: 4; auch für Computational Engineering; Mo, 9:00 - 11:00, 00.151
|
|
Teich, J.
|
|
|
|
|
Parallele Systeme [PSys]
VORL; 2 SWS; ECTS: 4; auch für Computational Engineering; Fr, 10:00 - 12:00, 00.152
|
|
Teich, J.
|
|
|
|
|
Übung zu Hardware-Software-Co-Design [UE-HSCD]
UE; 2 SWS; ECTS: 4; Mi, 14:00 - 16:00, 00.152
|
|
Haubelt, Ch.
|
|
|
|
|
Übung zu Parallele Systeme [UE-PSys]
UE; 2 SWS; ECTS: 4; Fr, 12:00 - 14:00, 2.038
|
|
Hannig, F.
|
|
|
